



US 20160276028A1

(19) **United States**(12) **Patent Application Publication****Wells et al.**(10) **Pub. No.: US 2016/0276028 A1**(43) **Pub. Date: Sep. 22, 2016**(54) **MEMORY DEVICES AND RELATED  
METHOD INCORPORATING DIFFERENT  
BIASING SCHEMES****Publication Classification**

(51) **Int. Cl.**  
*G11C 13/00* (2006.01)

(52) **U.S. Cl.**  
CPC ..... *G11C 13/0069* (2013.01); *G11C 13/0004*  
(2013.01); *G11C 13/0007* (2013.01); *G11C*  
*13/004* (2013.01); *G11C 2013/0054* (2013.01)

(71) Applicant: **Micron Technology, Inc.**, Boise, ID  
(US)(72) Inventors: **David H. Wells**, Boise, ID (US); **Jun  
Liu**, Boise, ID (US)(21) Appl. No.: **15/165,800**(22) Filed: **May 26, 2016****Related U.S. Application Data**

(60) Continuation of application No. 14/702,330, filed on  
May 1, 2015, now Pat. No. 9,361,979, which is a  
continuation of application No. 13/430,970, filed on  
Mar. 27, 2012, now Pat. No. 9,025,370, which is a  
division of application No. 12/489,605, filed on Jun.  
23, 2009, now Pat. No. 8,144,506.

(57) **ABSTRACT**

Memory devices comprise a plurality of memory cells, each memory cell including a memory element and a selection device. A plurality of first (e.g., row) address lines can be adjacent (e.g., under) a first side of at least some cells of the plurality. A plurality of second (e.g., column) address lines extend across the plurality of row address lines, each column address line being adjacent (e.g., over) a second, opposing side of at least some of the cells. Control circuitry can be configured to selectively apply a read voltage or a write voltage substantially simultaneously to the address lines. Systems including such memory devices and methods of accessing a plurality of cells at least substantially simultaneously are also disclosed.

